71 lines
2.3 KiB
C
71 lines
2.3 KiB
C
|
#include <stm32f0xx.h>
|
||
|
|
|
||
|
|
|
||
|
|
static void __init_default_clocks(void)
|
||
|
|
{
|
||
|
|
/* Reset the RCC clock configuration to the default reset state ------------*/
|
||
|
|
/* Set HSION bit */
|
||
|
|
RCC->CR |= (uint32_t)0x00000001;
|
||
|
|
|
||
|
|
#if defined (STM32F051x8) || defined (STM32F058x8)
|
||
|
|
/* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
|
||
|
|
RCC->CFGR &= (uint32_t)0xF8FFB80C;
|
||
|
|
#else
|
||
|
|
/* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
|
||
|
|
RCC->CFGR &= (uint32_t)0x08FFB80C;
|
||
|
|
#endif /* STM32F051x8 or STM32F058x8 */
|
||
|
|
|
||
|
|
/* Reset HSEON, CSSON and PLLON bits */
|
||
|
|
RCC->CR &= (uint32_t)0xFEF6FFFF;
|
||
|
|
|
||
|
|
/* Reset HSEBYP bit */
|
||
|
|
RCC->CR &= (uint32_t)0xFFFBFFFF;
|
||
|
|
|
||
|
|
/* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
|
||
|
|
RCC->CFGR &= (uint32_t)0xFFC0FFFF;
|
||
|
|
|
||
|
|
/* Reset PREDIV[3:0] bits */
|
||
|
|
RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
|
||
|
|
|
||
|
|
#if defined (STM32F072xB) || defined (STM32F078xx)
|
||
|
|
/* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
|
||
|
|
RCC->CFGR3 &= (uint32_t)0xFFFCFE2C;
|
||
|
|
#elif defined (STM32F071xB)
|
||
|
|
/* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
|
||
|
|
RCC->CFGR3 &= (uint32_t)0xFFFFCEAC;
|
||
|
|
#elif defined (STM32F091xC) || defined (STM32F098xx)
|
||
|
|
/* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
|
||
|
|
RCC->CFGR3 &= (uint32_t)0xFFF0FEAC;
|
||
|
|
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
|
||
|
|
/* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
|
||
|
|
RCC->CFGR3 &= (uint32_t)0xFFFFFEEC;
|
||
|
|
#elif defined (STM32F051x8) || defined (STM32F058xx)
|
||
|
|
/* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
|
||
|
|
RCC->CFGR3 &= (uint32_t)0xFFFFFEAC;
|
||
|
|
#elif defined (STM32F042x6) || defined (STM32F048xx)
|
||
|
|
/* Reset USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
|
||
|
|
RCC->CFGR3 &= (uint32_t)0xFFFFFE2C;
|
||
|
|
#elif defined (STM32F070x6) || defined (STM32F070xB)
|
||
|
|
/* Reset USART1SW[1:0], I2C1SW, USBSW and ADCSW bits */
|
||
|
|
RCC->CFGR3 &= (uint32_t)0xFFFFFE6C;
|
||
|
|
/* Set default USB clock to PLLCLK, since there is no HSI48 */
|
||
|
|
RCC->CFGR3 |= (uint32_t)0x00000080;
|
||
|
|
#else
|
||
|
|
#warning "No target selected"
|
||
|
|
#endif
|
||
|
|
|
||
|
|
/* Reset HSI14 bit */
|
||
|
|
RCC->CR2 &= (uint32_t)0xFFFFFFFE;
|
||
|
|
|
||
|
|
/* Disable all interrupts */
|
||
|
|
RCC->CIR = 0x00000000;
|
||
|
|
}
|
||
|
|
|
||
|
|
|
||
|
|
void __system_init(void)
|
||
|
|
{
|
||
|
|
|
||
|
|
__init_default_clocks();
|
||
|
|
|
||
|
|
}
|