Renamed clock-enable manager to rcc manager and improve some header files with doxygen comments
This commit is contained in:
@@ -18,16 +18,44 @@
|
||||
* If not, see <http://www.gnu.org/licenses/>.
|
||||
*/
|
||||
|
||||
/**
|
||||
* @file oven-driver-hwcfg.h
|
||||
* @brief hardware configuration for oven PWM driver
|
||||
*/
|
||||
|
||||
#ifndef __OVEN_DRIVER_HWCFG_H__
|
||||
#define __OVEN_DRIVER_HWCFG_H__
|
||||
|
||||
#include <stm32/stm32f4xx.h>
|
||||
|
||||
/**
|
||||
* @brief Timer to use to generate PWM for oven
|
||||
*/
|
||||
#define OVEN_CONTROLLER_PWM_TIMER TIM3
|
||||
|
||||
/**
|
||||
* @brief Port the oven control output is connected to
|
||||
*/
|
||||
#define OVEN_CONTROLLER_PORT GPIOB
|
||||
|
||||
/**
|
||||
* @brief The Pin number the oven control output is located at
|
||||
*/
|
||||
#define OVEN_CONTROLLER_PIN (0)
|
||||
|
||||
/**
|
||||
* @brief The AHB1ENR Bitmask to enable the clock to the output port #OVEN_CONTROLLER_PORT
|
||||
*/
|
||||
#define OVEN_CONTROLLER_PORT_RCC_MASK RCC_AHB1ENR_GPIOBEN
|
||||
|
||||
/**
|
||||
* @brief The APB1ENR bitmask to enable the #OVEN_CONTROLLER_PWM_TIMER
|
||||
*/
|
||||
#define OVEN_CONTROLLER_TIM_RCC_MASK RCC_APB1ENR_TIM3EN
|
||||
|
||||
/**
|
||||
* @brief The alternate function #OVEN_CONTROLLER_PWM_TIMER's pwm output is located on #OVEN_CONTROLLER_PORT
|
||||
*/
|
||||
#define OVEN_CONTROLLER_PIN_ALTFUNC (2)
|
||||
|
||||
#endif /* __OVEN_DRIVER_HWCFG_H__ */
|
||||
|
||||
Reference in New Issue
Block a user