Compare commits
No commits in common. "48f69d0fb55cdfc04843a87ca775902d1e399cfa" and "ba8072c21df9b57911e4d2e31d71641a1051e8a2" have entirely different histories.
48f69d0fb5
...
ba8072c21d
@ -26,7 +26,7 @@
|
||||
extern char __ld_top_of_stack;
|
||||
extern char __ld_end_stack;
|
||||
|
||||
int32_t stack_check_get_usage(void)
|
||||
int32_t stack_check_get_usage()
|
||||
{
|
||||
uint32_t stack_top;
|
||||
uint32_t stack_ptr;
|
||||
@ -37,7 +37,7 @@ int32_t stack_check_get_usage(void)
|
||||
return stack_top - stack_ptr;
|
||||
}
|
||||
|
||||
int32_t stack_check_get_free(void)
|
||||
int32_t stack_check_get_free()
|
||||
{
|
||||
uint32_t upper_heap_boundary;
|
||||
uint32_t stack_ptr;
|
||||
@ -102,6 +102,9 @@ int stack_check_corruption_detect_area(void)
|
||||
&__ld_start_stack_corruption_detect_area;
|
||||
crc_unit_reset();
|
||||
crc_unit_input_array(&__ld_start_stack_corruption_detect_area, area_size_in_words);
|
||||
|
||||
return crc_unit_get_crc() == 0UL ? 0 : -1;
|
||||
if (crc_unit_get_crc() == 0UL) {
|
||||
return 0;
|
||||
} else {
|
||||
return -1;
|
||||
}
|
||||
}
|
||||
|
@ -50,8 +50,7 @@ int watchdog_setup(uint8_t prescaler)
|
||||
RCC->CSR |= RCC_CSR_LSION;
|
||||
__DSB();
|
||||
/** - Wait for the oscillator to be ready */
|
||||
while (!(RCC->CSR & RCC_CSR_LSIRDY))
|
||||
;
|
||||
while (!(RCC->CSR & RCC_CSR_LSIRDY));
|
||||
|
||||
if (prescaler == 4U)
|
||||
prescaler_reg_val = 0UL;
|
||||
@ -69,24 +68,23 @@ int watchdog_setup(uint8_t prescaler)
|
||||
prescaler_reg_val = 6UL;
|
||||
|
||||
/** - (De)activate the watchdog during debug access according to @ref WATCHDOG_HALT_DEBUG */
|
||||
if (WATCHDOG_HALT_DEBUG)
|
||||
if (WATCHDOG_HALT_DEBUG) {
|
||||
DBGMCU->APB1FZ |= DBGMCU_APB1_FZ_DBG_IWDG_STOP;
|
||||
else
|
||||
} else {
|
||||
DBGMCU->APB1FZ &= ~DBGMCU_APB1_FZ_DBG_IWDG_STOP;
|
||||
}
|
||||
|
||||
/** - Unlock registers */
|
||||
IWDG->KR = STM32_WATCHDOG_REGISTER_ACCESS_KEY;
|
||||
|
||||
/** - Wait until prescaler can be written */
|
||||
while (IWDG->SR & IWDG_SR_PVU)
|
||||
;
|
||||
while (IWDG->SR & IWDG_SR_PVU);
|
||||
|
||||
/** - Write prescaler value */
|
||||
IWDG->PR = prescaler_reg_val;
|
||||
|
||||
/* - Wait until reload value can be written */
|
||||
while (IWDG->SR & IWDG_SR_RVU)
|
||||
;
|
||||
while (IWDG->SR & IWDG_SR_RVU);
|
||||
|
||||
/** - Set reload value fixed to 0xFFF */
|
||||
IWDG->RLR = 0xFFFU;
|
||||
|
Loading…
x
Reference in New Issue
Block a user