2015-04-30 11:59:37 +02:00
|
|
|
/*
|
|
|
|
* shimatta_sdio-driver.c
|
|
|
|
*
|
|
|
|
* Created on: Apr 30, 2015
|
2015-10-13 18:39:29 +02:00
|
|
|
* Mario Hüttel
|
2015-04-30 11:59:37 +02:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <shimatta_sdio-driver.h>
|
|
|
|
|
2015-10-13 18:39:29 +02:00
|
|
|
#define SETAF(PORT,PIN,AF) PORT->AFR[(PIN < 8 ? 0 : 1)] |= AF << ((PIN < 8 ? PIN : (PIN - 8)) * 4)
|
|
|
|
|
|
|
|
#define READCTRL ((BLOCKSIZE << 4) | SDIO_DCTRL_DMAEN)
|
|
|
|
#define DMAP2M (DMA_SxCR_CHSEL_2 | DMA_SxCR_PBURST_0 | DMA_SxCR_MBURST_0 | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_PFCTRL)
|
|
|
|
#define DMAM2P (DMA_SxCR_CHSEL_2 | DMA_SxCR_PBURST_0 | DMA_SxCR_MBURST_0 | DMA_SxCR_MSIZE_1 | DMA_SxCR_PSIZE_1 | DMA_SxCR_MINC | DMA_SxCR_PFCTRL | DMA_SxCR_DIR_0)
|
|
|
|
#define SHORT_ANS 1
|
|
|
|
#define LONG_ANS 3
|
|
|
|
#define NO_ANS 0
|
|
|
|
|
|
|
|
|
|
|
|
#define CCRCFAIL -1
|
|
|
|
#define CTIMEOUT -2
|
|
|
|
|
2016-09-25 19:34:41 +02:00
|
|
|
/* OCR Register Masks */
|
|
|
|
#define OCS_CCS (1<<30)
|
|
|
|
#define OCS_BUSY (1<<31)
|
|
|
|
|
|
|
|
typedef enum {ACMD41_RESP_INIT, ACMD41_RESP_ERR, ACMD41_RESP_SDSC, ACMD41_RESP_SDXC} ACMD41_RESP_t;
|
|
|
|
typedef enum {CMD8_RESP_TIMEOUT, CMD8_RESP_ACK, CMD8_RESP_ERR} CMD8_RESP_t;
|
|
|
|
typedef uint8_t CID_t;
|
2015-10-13 18:39:29 +02:00
|
|
|
|
2016-09-27 17:34:06 +02:00
|
|
|
void initModuleHw();
|
2015-10-13 18:39:29 +02:00
|
|
|
|
|
|
|
int SDIO_sendCmd(uint8_t CMD, uint32_t arg, uint8_t expectedAns);
|
|
|
|
int SDIO_getResp(uint8_t expectedCMD, uint8_t typeOfAns, uint32_t* responseBuffer);
|
|
|
|
|
|
|
|
|
2016-09-25 19:34:41 +02:00
|
|
|
void SDIO_wait_cmd_sent();
|
|
|
|
ACMD41_RESP_t SDIO_send_ACMD41(uint8_t HCS);
|
|
|
|
int SDIO_send_CMD55();
|
|
|
|
int SDIO_send_CMD2();
|
|
|
|
int SDIO_send_CMD3(uint16_t* rca);
|
|
|
|
int SDIO_send_CMD0();
|
|
|
|
CMD8_RESP_t SDIO_send_CMD8();
|
2015-10-13 18:39:29 +02:00
|
|
|
|
2016-09-27 15:21:48 +02:00
|
|
|
void initDetectandProtectionPins();
|
|
|
|
int checkNotInserted(); // Returns 0 if inserted!
|
|
|
|
int checkWriteProtection(); // returns 0 if write protected
|
2016-09-27 17:34:06 +02:00
|
|
|
void switchPrescaler(uint8_t clkdiv);
|
2016-09-27 15:21:48 +02:00
|
|
|
|
2015-10-13 18:39:29 +02:00
|
|
|
//BYTE rxtxbuffer[1<<BLOCKSIZE]; //Data RX and TX Buffer not needed anymore. thanks to DMA
|
2016-09-25 19:34:41 +02:00
|
|
|
SDInfo_t cardInfo; // = {.type = CARD_NONE};
|
2015-10-13 18:39:29 +02:00
|
|
|
|
2015-04-30 11:59:37 +02:00
|
|
|
DSTATUS SDIO_status(){
|
2016-09-27 15:21:48 +02:00
|
|
|
DSTATUS returnval = 0;
|
|
|
|
if (checkNotInserted()) {
|
|
|
|
returnval |= STA_NODISK;
|
|
|
|
}
|
2016-09-25 19:34:41 +02:00
|
|
|
if (cardInfo.type == CARD_NONE) {
|
2016-09-27 15:21:48 +02:00
|
|
|
returnval |= STA_NOINIT;
|
2016-09-25 19:34:41 +02:00
|
|
|
}
|
2016-09-27 15:21:48 +02:00
|
|
|
if (checkWriteProtection()) {
|
|
|
|
returnval |= STA_PROTECT;
|
|
|
|
}
|
|
|
|
return returnval;
|
2015-04-30 11:59:37 +02:00
|
|
|
}
|
2016-09-27 15:21:48 +02:00
|
|
|
|
|
|
|
|
2015-04-30 11:59:37 +02:00
|
|
|
DSTATUS SDIO_initialize(){
|
2016-09-25 19:34:41 +02:00
|
|
|
CMD8_RESP_t res8;
|
|
|
|
ACMD41_RESP_t resa41;
|
|
|
|
uint8_t hcs_flag = 0;
|
2015-10-13 18:39:29 +02:00
|
|
|
cardInfo.rca = 0;
|
|
|
|
cardInfo.type = CARD_NONE;
|
|
|
|
|
2016-09-27 17:34:06 +02:00
|
|
|
initModuleHw();
|
2015-10-13 18:39:29 +02:00
|
|
|
|
2016-09-27 15:21:48 +02:00
|
|
|
initDetectandProtectionPins();
|
2015-10-13 18:39:29 +02:00
|
|
|
|
2016-09-25 19:34:41 +02:00
|
|
|
|
|
|
|
|
2016-09-27 15:21:48 +02:00
|
|
|
if (checkNotInserted()) {
|
|
|
|
return STA_NOINIT | STA_NODISK;
|
|
|
|
}
|
|
|
|
|
2016-09-25 19:34:41 +02:00
|
|
|
|
|
|
|
SDIO_send_CMD0();
|
|
|
|
res8 = SDIO_send_CMD8();
|
|
|
|
switch (res8) {
|
|
|
|
case CMD8_RESP_ACK: // SDV2 Card
|
|
|
|
hcs_flag = 1;
|
|
|
|
break;
|
|
|
|
case CMD8_RESP_ERR: // should not happen
|
|
|
|
return STA_NOINIT;
|
|
|
|
break;
|
|
|
|
case CMD8_RESP_TIMEOUT: // SDV1 Card
|
|
|
|
hcs_flag=0;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return STA_NOINIT;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
do {
|
|
|
|
resa41 = SDIO_send_ACMD41(hcs_flag);
|
|
|
|
}while(resa41 == ACMD41_RESP_INIT);
|
|
|
|
|
|
|
|
switch (resa41) {
|
|
|
|
case ACMD41_RESP_SDSC:
|
|
|
|
cardInfo.type = (hcs_flag ? SD_V2_SC : SD_V1);
|
|
|
|
break;
|
|
|
|
case ACMD41_RESP_SDXC:
|
|
|
|
cardInfo.type = SD_V2_HC;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
return STA_NOINIT;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (SDIO_send_CMD2())
|
|
|
|
return STA_NOINIT;
|
|
|
|
|
|
|
|
if (SDIO_send_CMD3(&cardInfo.rca))
|
|
|
|
return STA_NOINIT;
|
|
|
|
|
2016-09-25 19:51:19 +02:00
|
|
|
//TODO: Set block length
|
|
|
|
//TODO: Set 4 bit mode
|
|
|
|
//TODO:
|
|
|
|
|
2016-09-27 17:34:06 +02:00
|
|
|
switchPrescaler(WORKCLK);
|
|
|
|
|
|
|
|
|
|
|
|
|
2016-09-27 15:21:48 +02:00
|
|
|
if (checkWriteProtection()) {
|
2016-09-25 19:34:41 +02:00
|
|
|
return STA_PROTECT;
|
2016-09-27 15:21:48 +02:00
|
|
|
} else
|
|
|
|
return 0;
|
2015-04-30 11:59:37 +02:00
|
|
|
}
|
|
|
|
DRESULT SDIO_disk_read(BYTE *buff, DWORD sector, UINT count){
|
|
|
|
return RES_OK;
|
|
|
|
}
|
2015-10-13 18:39:29 +02:00
|
|
|
DRESULT SDIO_disk_write(const BYTE *buff, DWORD sector, UINT count){
|
2015-04-30 11:59:37 +02:00
|
|
|
return RES_OK;
|
|
|
|
}
|
|
|
|
DRESULT SDIO_disk_ioctl(BYTE cmd, void* buff){
|
2015-11-25 19:23:14 +01:00
|
|
|
DRESULT res = RES_OK;
|
|
|
|
switch(cmd) {
|
|
|
|
case GET_BLOCK_SIZE:
|
|
|
|
*((DWORD*)buff) = 0x01;
|
|
|
|
break;
|
|
|
|
case GET_SECTOR_SIZE:
|
|
|
|
*((WORD*)buff) = (1<<BLOCKSIZE);
|
|
|
|
break;
|
|
|
|
case GET_SECTOR_COUNT:
|
|
|
|
res = RES_ERROR;
|
|
|
|
//TODO: Implement
|
|
|
|
break;
|
|
|
|
case CTRL_SYNC:
|
2015-11-26 21:29:59 +01:00
|
|
|
res = RES_OK;
|
|
|
|
//No cache
|
|
|
|
//Nothing to do
|
2015-11-25 19:23:14 +01:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
res = RES_PARERR;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
return res;
|
2015-04-30 11:59:37 +02:00
|
|
|
}
|
2015-05-02 11:17:35 +02:00
|
|
|
DWORD __attribute__((weak)) get_fattime(){
|
2016-09-25 19:59:22 +02:00
|
|
|
return (1<<16) | (1<<24); // return Jan. 1st 1980 00:00:00
|
2015-04-30 11:59:37 +02:00
|
|
|
}
|
2015-10-13 18:39:29 +02:00
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
2016-09-27 17:34:06 +02:00
|
|
|
void initModuleHw(){
|
2015-10-13 18:39:29 +02:00
|
|
|
//Init Clocks
|
|
|
|
RCC->AHB1ENR |= PORTCLKMASK;
|
|
|
|
RCC->APB2ENR |= RCC_APB2ENR_SDIOEN;
|
|
|
|
//Init Alternate Functions
|
|
|
|
CLKPORT->MODER |= (2<<CLKPIN*2);
|
|
|
|
D0PORT->MODER |= (2<<D0PIN*2);
|
2015-11-25 18:17:54 +01:00
|
|
|
D0PORT->PUPDR |= (1<<D0PIN*2);
|
2015-10-13 18:39:29 +02:00
|
|
|
#if BUSWIDTH==1
|
|
|
|
D1PORT->MODER |= (2<<D1PIN*2);
|
2015-11-25 18:17:54 +01:00
|
|
|
D1PORT->PUPDR |= (1<<D1PIN*2);
|
2015-10-13 18:39:29 +02:00
|
|
|
D2PORT->MODER |= (2<<D2PIN*2);
|
2015-11-25 18:17:54 +01:00
|
|
|
D2PORT->PUPDR |= (1<<D2PIN*2);
|
2015-10-13 18:39:29 +02:00
|
|
|
D3PORT->MODER |= (2<<D3PIN*2);
|
2015-11-25 18:17:54 +01:00
|
|
|
D3PORT->PUPDR |= (1<<D3PIN*2);
|
2015-10-13 18:39:29 +02:00
|
|
|
#endif
|
|
|
|
//CLKPORT->AFR[(CLKPIN < 8 ? 0 : 1)] |= ALTFUNC << ((CLKPIN < 8 ? CLKPIN : (CLKPIN - 8)) * 4);
|
|
|
|
SETAF(CLKPORT, CLKPIN, ALTFUNC);
|
|
|
|
SETAF(D0PORT, D0PIN, ALTFUNC);
|
|
|
|
#if BUSWIDTH==1
|
|
|
|
SETAF(D1PORT, D1PIN, ALTFUNC);
|
|
|
|
SETAF(D2PORT, D2PIN, ALTFUNC);
|
|
|
|
SETAF(D3PORT, D3PIN, ALTFUNC);
|
|
|
|
#endif
|
2015-11-25 18:17:54 +01:00
|
|
|
|
|
|
|
|
2015-10-13 18:39:29 +02:00
|
|
|
//Init Module
|
|
|
|
|
|
|
|
//Set CLK Control Register
|
|
|
|
SDIO->CLKCR = (HW_FLOW<<14) | (BUSWIDTH<<11) | SDIO_CLKCR_CLKEN | (INITCLK & SDIO_CLKCR_CLKDIV);
|
|
|
|
|
|
|
|
//Set Data Timeout
|
|
|
|
SDIO->DTIMER = DTIMEOUT;
|
|
|
|
|
|
|
|
//Set Data Parameters
|
|
|
|
//SDIO->DCTRL = (BLOCKSIZE << 4) | SDIO_DCTRL_DMAEN;
|
|
|
|
//Set Power Register: Power up Card CLK
|
|
|
|
SDIO->POWER = SDIO_POWER_PWRCTRL_0 | SDIO_POWER_PWRCTRL_1;
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2016-09-27 17:34:06 +02:00
|
|
|
void switchPrescaler(uint8_t clkdiv) {
|
2016-09-27 17:41:53 +02:00
|
|
|
uint32_t reg;
|
|
|
|
reg = SDIO->CLKCR;
|
|
|
|
reg &= ~SDIO_CLKCR_CLKDIV; // Clear prescaler
|
|
|
|
reg |= (SDIO_CLKCR_CLKDIV & clkdiv); // Set bits
|
|
|
|
SDIO->CLKCR = reg;
|
2016-09-27 17:34:06 +02:00
|
|
|
}
|
|
|
|
|
2015-10-23 22:08:43 +02:00
|
|
|
|
2015-10-13 18:39:29 +02:00
|
|
|
//Send Command
|
|
|
|
//Clear respone Flags
|
|
|
|
//->CRC Fail, complete response, Timeout
|
|
|
|
int SDIO_sendCmd(uint8_t CMD, uint32_t arg, uint8_t expectedAns){
|
|
|
|
//Clear Flags
|
2016-09-25 19:34:41 +02:00
|
|
|
SDIO->ICR = SDIO_ICR_CCRCFAILC | SDIO_ICR_CMDRENDC | SDIO_ICR_CTIMEOUTC | SDIO_ICR_CMDSENTC;
|
2015-10-13 18:39:29 +02:00
|
|
|
//Send command
|
|
|
|
SDIO->ARG = arg;
|
|
|
|
SDIO->CMD = (CMD & SDIO_CMD_CMDINDEX) | SDIO_CMD_CPSMEN | SDIO_CMD_WAITPEND | ((expectedAns << 6) & SDIO_CMD_WAITRESP);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-09-25 19:34:41 +02:00
|
|
|
void SDIO_wait_cmd_sent() {
|
|
|
|
while (!(SDIO->STA & SDIO_STA_CMDSENT));
|
|
|
|
SDIO->ICR |= SDIO_ICR_CMDSENTC;
|
|
|
|
}
|
|
|
|
|
2015-10-13 18:39:29 +02:00
|
|
|
int SDIO_getResp(uint8_t expectedCMD, uint8_t typeOfAns, uint32_t *responseBuffer) {
|
|
|
|
//Return with success because no data is needed
|
|
|
|
if (typeOfAns == NO_ANS) return 0;
|
|
|
|
|
|
|
|
//Wait for error or success
|
|
|
|
while (1) {
|
2015-11-25 19:23:14 +01:00
|
|
|
if (SDIO->STA & SDIO_STA_CMDREND) break; //Correct Respone Received
|
2015-10-13 18:39:29 +02:00
|
|
|
|
2016-09-27 15:21:48 +02:00
|
|
|
//Exclude ACMD41 and CMD2 from valid CRC check
|
2015-10-13 18:39:29 +02:00
|
|
|
if ((SDIO->STA & SDIO_STA_CCRCFAIL)) {
|
2016-09-25 19:34:41 +02:00
|
|
|
if(expectedCMD == 0x3f) {
|
2015-10-13 18:39:29 +02:00
|
|
|
//This command does not have a CRC...Doushite....
|
|
|
|
break;//Hopefully the response is correct. Even without CRC....
|
2015-10-13 21:33:57 +02:00
|
|
|
} else
|
|
|
|
return CCRCFAIL;
|
2015-10-13 18:39:29 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
if (SDIO->STA & SDIO_STA_CTIMEOUT)
|
|
|
|
return CTIMEOUT;
|
|
|
|
}
|
|
|
|
//Valid Respone Received
|
|
|
|
if ((SDIO->RESPCMD & SDIO_RESPCMD_RESPCMD) != expectedCMD) return -1; //Not the expected respose
|
|
|
|
|
2015-11-25 19:23:14 +01:00
|
|
|
//If case of a correct Response
|
2015-10-13 18:39:29 +02:00
|
|
|
*(responseBuffer++) = SDIO->RESP1;
|
2015-11-25 19:23:14 +01:00
|
|
|
//Long response.
|
2015-10-13 18:39:29 +02:00
|
|
|
if (typeOfAns == LONG_ANS) {
|
|
|
|
*(responseBuffer++) = SDIO->RESP2;
|
|
|
|
*(responseBuffer++) = SDIO->RESP3;
|
|
|
|
*(responseBuffer++) = SDIO->RESP4;
|
|
|
|
}
|
|
|
|
|
2016-09-25 19:34:41 +02:00
|
|
|
|
2015-10-13 18:39:29 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
int SDIO_send_CMD55(){
|
|
|
|
int retry = 0x20;
|
|
|
|
StatusConv_t converter;
|
|
|
|
uint32_t response;
|
|
|
|
do {
|
|
|
|
//Execute Command and check for valid response
|
|
|
|
SDIO_sendCmd(55, cardInfo.rca, SHORT_ANS);
|
|
|
|
|
|
|
|
if (!SDIO_getResp(55, SHORT_ANS, &response))
|
|
|
|
{
|
|
|
|
//Response valid. Check if Card has accepted switch to application command mode
|
|
|
|
converter.value = response;
|
|
|
|
if (converter.statusstruct.APP_CMD == 1)
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}while(--retry > 0);
|
|
|
|
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
2016-09-25 19:34:41 +02:00
|
|
|
ACMD41_RESP_t SDIO_send_ACMD41(uint8_t HCS){
|
|
|
|
uint32_t response;
|
2015-11-25 18:17:54 +01:00
|
|
|
int retry = 0x20;
|
2015-10-13 18:39:29 +02:00
|
|
|
if (SDIO_send_CMD55()) return -1;
|
|
|
|
|
|
|
|
do {
|
|
|
|
|
2016-09-25 19:34:41 +02:00
|
|
|
SDIO_sendCmd(41, (HCS ? (1<<30) : 0) | (1<<28), SHORT_ANS);
|
|
|
|
if (!SDIO_getResp(0x3F, SHORT_ANS, &response)) {
|
|
|
|
if (response & OCS_BUSY) { // Card is ready... Who knows why this bit is called busy...
|
|
|
|
if (response & OCS_CCS) {
|
|
|
|
return ACMD41_RESP_SDXC;
|
|
|
|
} else {
|
|
|
|
return ACMD41_RESP_SDSC;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
return ACMD41_RESP_INIT;
|
|
|
|
}
|
|
|
|
|
|
|
|
}
|
2015-10-13 18:39:29 +02:00
|
|
|
|
|
|
|
|
|
|
|
}while(--retry > 0);
|
2016-09-25 19:34:41 +02:00
|
|
|
|
|
|
|
return ACMD41_RESP_ERR;
|
|
|
|
}
|
|
|
|
|
|
|
|
int SDIO_send_CMD2() {
|
|
|
|
uint32_t response[4];
|
|
|
|
int retry = 0x20;
|
|
|
|
do {
|
|
|
|
SDIO_sendCmd(2, 0, LONG_ANS);
|
|
|
|
if (!SDIO_getResp(0x3F, LONG_ANS, response)) return 0;
|
|
|
|
}while(retry-- > 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
int SDIO_send_CMD3(uint16_t* rca) {
|
|
|
|
uint32_t response;
|
|
|
|
int retry = 0x20;
|
|
|
|
do {
|
|
|
|
SDIO_sendCmd(3, 0, SHORT_ANS);
|
|
|
|
if (!SDIO_getResp(3, SHORT_ANS, &response)) {
|
|
|
|
// TODO: Do some *optional* checking
|
|
|
|
*rca = ((response & 0xFFFF0000) >> 16);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}while(retry-- > 0);
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
|
|
|
|
int SDIO_send_CMD0() {
|
|
|
|
SDIO_sendCmd(0, 0, NO_ANS);
|
|
|
|
SDIO_wait_cmd_sent();
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
CMD8_RESP_t SDIO_send_CMD8() {
|
|
|
|
uint32_t response;
|
|
|
|
int res = 0;
|
|
|
|
int retry = 0x20;
|
|
|
|
do {
|
|
|
|
SDIO_sendCmd(8, 0x1CC, SHORT_ANS);
|
|
|
|
res = SDIO_getResp(8, SHORT_ANS, &response);
|
|
|
|
if (res == 0) {
|
|
|
|
if (response & 0x100)
|
|
|
|
return CMD8_RESP_ACK;
|
|
|
|
else
|
|
|
|
return CMD8_RESP_ERR;
|
|
|
|
}
|
|
|
|
}while(retry-- > 0);
|
|
|
|
return CMD8_RESP_TIMEOUT;
|
2015-10-13 18:39:29 +02:00
|
|
|
}
|
2016-09-27 15:21:48 +02:00
|
|
|
|
|
|
|
void initDetectandProtectionPins() {
|
|
|
|
#if SDIO_ENABLE_WRITEPROT==1
|
|
|
|
WRITEPROT_PORT->PUPDR |= ((WRITEPROT_PULLUP ? 1 : 0)<<WRITEPROT_PIN*2);
|
|
|
|
#endif /* SDIO_ENABLE_WRITEPROT */
|
|
|
|
#if SDIO_ENABLE_INS==1
|
|
|
|
INS_PORT->PUPDR |= ((INS_PULLUP? 1 : 0)<<INS_PIN*2);
|
|
|
|
#endif /* SDIO_ENABLE_INS */
|
|
|
|
__DSB();
|
|
|
|
}
|
|
|
|
|
|
|
|
int checkNotInserted() {
|
|
|
|
#if SDIO_ENABLE_INS
|
|
|
|
return ((INS_PORT->IDR & INS_PIN) == INS_ACTIVE_LEVEL ? 0 : 1);
|
|
|
|
#else
|
|
|
|
return 0; // Assume Card is inserted
|
|
|
|
#endif
|
|
|
|
}
|
|
|
|
|
|
|
|
int checkWriteProtection() {
|
|
|
|
#if SDIO_ENABLE_WRITEPROT
|
|
|
|
return ((WRITEPROT_PORT->IDR & WRITEPROT_PIN) == WRITEPROT_ACTIVE_LEVEL ? 1 : 0);
|
|
|
|
#else
|
|
|
|
return 0; // Assume Card is not write protected
|
|
|
|
#endif
|
|
|
|
}
|