adc-dac-eval/adc-dac.sch

45 lines
816 B
Plaintext
Raw Normal View History

2018-06-09 13:11:37 +02:00
EESchema Schematic File Version 4
LIBS:adc-dac-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
2018-06-09 21:21:49 +02:00
Sheet 1 5
2018-06-09 13:11:37 +02:00
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 650 650 1200 1600
U 5B1CDB10
F0 "ADAU1966-DAC" 50
F1 "ADAU1966-DAC.sch" 50
F2 "DAT[1..8]" I R 1850 750 50
F3 "BCLK" I R 1850 2000 50
F4 "LRCLK" I R 1850 1900 50
F5 "MCLKO" O R 1850 1800 50
F6 "~CLATCH" I R 1850 1550 50
F7 "CCLK" I R 1850 1450 50
F8 "COUT" I R 1850 1350 50
F9 "CDATA" I R 1850 1250 50
F10 "5V" I R 1850 1000 50
F11 "PU~RST" I R 1850 1150 50
F12 "IOVDD" I R 1850 900 50
$EndSheet
Text Label 2000 750 0 50 ~ 0
DAT[1..8]
Wire Bus Line
1850 750 2750 750
$Sheet
S 650 2550 1200 2500
U 5B68D44E
F0 "AD1974-ADC" 50
F1 "AD1974-ADC.sch" 50
$EndSheet
$EndSCHEMATC