pcb/bme680-air-meter
1
0
Fork 0
Code Issues Pull Requests Releases 1 Wiki Activity

Add new debug connector and improve overall board design

Browse Source
This commit is contained in:
Mario Hüttel 2019-08-27 19:21:30 +02:00
parent c5c6543aaa
commit 0761e13605
4 changed files with 1797 additions and 1603 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

39
bme680-cache.lib
View File

@ -86,23 +86,6 @@ X Pin_9 9 -200 -100 150 R 50 50 1 1 P
ENDDRAW ENDDRAW
ENDDEF ENDDEF
# #
# Connector_TestPoint
#
DEF Connector_TestPoint TP 0 30 N N 1 F N
F0 "TP" 0 270 50 H V C CNN
F1 "Connector_TestPoint" 0 200 50 H V C CNN
F2 "" 200 0 50 H I C CNN
F3 "" 200 0 50 H I C CNN
$FPLIST
Pin*
Test*
$ENDFPLIST
DRAW
C 0 130 30 0 1 0 N
X 1 1 0 0 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Connector_USB_B_Mini # Connector_USB_B_Mini
# #
DEF Connector_USB_B_Mini J 0 40 Y Y 1 F N DEF Connector_USB_B_Mini J 0 40 Y Y 1 F N
@ -390,4 +373,26 @@ X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW ENDDRAW
ENDDEF ENDDEF
# #
# shimatta_connectors_10PIN_JTAG_SWD
#
DEF shimatta_connectors_10PIN_JTAG_SWD J 0 40 Y Y 1 F N
F0 "J" -280 40 50 H V C CNN
F1 "shimatta_connectors_10PIN_JTAG_SWD" 10 110 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S -700 0 0 -1000 0 1 0 f
X VCC 1 100 -50 100 L 50 50 1 1 P
X RESET 10 100 -350 100 L 50 50 1 1 P
X TMS/SWDIO 2 100 -450 100 L 50 50 1 1 P
X GND 3 100 -250 100 L 50 50 1 1 P
X TCK/SWCLK 4 100 -550 100 L 50 50 1 1 P
X TESTMODE 5 100 -150 100 L 50 50 1 1 P
X TDO/SWO 6 100 -650 100 L 50 50 1 1 P
X RX/RTCLK 7 100 -850 100 L 50 50 1 1 P
X TDI 8 100 -750 100 L 50 50 1 1 P
X TX/~TRST 9 100 -950 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library #End Library

3237
bme680.kicad_pcb
View File

File diff suppressed because it is too large Load Diff

121
bme680.sch
View File

@ -495,17 +495,6 @@ Wire Wire Line
2200 3550 2200 3650 2200 3550 2200 3650
Wire Wire Line Wire Wire Line
2200 3650 2400 3650 2200 3650 2400 3650
$Comp
L Connector:TestPoint TP102
U 1 1 5D71CE8A
P 3950 4650
F 0 "TP102" V 3900 4600 50 0000 L CNN
F 1 "SWDIO" V 3900 4850 50 0000 L CNN
F 2 "TestPoint:TestPoint_Pad_D1.5mm" H 4150 4650 50 0001 C CNN
F 3 "~" H 4150 4650 50 0001 C CNN
1 3950 4650
0 1 1 0
$EndComp
Wire Wire Line Wire Wire Line
2200 3250 2200 3150 2200 3250 2200 3150
Wire Wire Line Wire Wire Line
@ -517,35 +506,13 @@ Text Label 3750 4650 2 50 ~ 0
SWDIO SWDIO
Text Label 3750 4750 2 50 ~ 0 Text Label 3750 4750 2 50 ~ 0
SWCLK SWCLK
$Comp
L Connector:TestPoint TP103
U 1 1 5D73148A
P 3950 4750
F 0 "TP103" V 4050 4700 50 0000 L CNN
F 1 "SWCLK" V 3995 4938 50 0000 L CNN
F 2 "TestPoint:TestPoint_Pad_1.5x1.5mm" H 4150 4750 50 0001 C CNN
F 3 "~" H 4150 4750 50 0001 C CNN
1 3950 4750
0 1 1 0
$EndComp
Wire Wire Line Wire Wire Line
3400 4750 3950 4750 3400 4750 3750 4750
Wire Wire Line Wire Wire Line
3400 4650 3950 4650 3400 4650 3750 4650
Wire Wire Line Wire Wire Line
2200 3650 1900 3650 2200 3650 1900 3650
Connection ~ 2200 3650 Connection ~ 2200 3650
$Comp
L Connector:TestPoint TP101
U 1 1 5D736EB4
P 1900 3650
F 0 "TP101" H 1958 3774 50 0000 L CNN
F 1 "~RST" H 1958 3676 50 0000 L CNN
F 2 "TestPoint:TestPoint_Pad_2.0x2.0mm" H 2100 3650 50 0001 C CNN
F 3 "~" H 2100 3650 50 0001 C CNN
1 1900 3650
1 0 0 -1
$EndComp
Wire Wire Line Wire Wire Line
2400 3850 2200 3850 2400 3850 2200 3850
$Comp $Comp
@ -945,30 +912,6 @@ $EndComp
Wire Wire Line Wire Wire Line
3400 3950 3950 3950 3400 3950 3950 3950
$Comp $Comp
L Connector:TestPoint TP104
U 1 1 5D67C173
P 3800 2500
F 0 "TP104" H 3858 2618 50 0000 L CNN
F 1 "GND" H 3858 2527 50 0000 L CNN
F 2 "TestPoint:TestPoint_Pad_D1.5mm" H 4000 2500 50 0001 C CNN
F 3 "~" H 4000 2500 50 0001 C CNN
1 3800 2500
1 0 0 -1
$EndComp
Wire Wire Line
3800 2500 3800 2600
$Comp
L power:GND #PWR0128
U 1 1 5D685FEB
P 3800 2600
F 0 "#PWR0128" H 3800 2350 50 0001 C CNN
F 1 "GND" H 3805 2427 50 0000 C CNN
F 2 "" H 3800 2600 50 0001 C CNN
F 3 "" H 3800 2600 50 0001 C CNN
1 3800 2600
1 0 0 -1
$EndComp
$Comp
L Device:C C109 L Device:C C109
U 1 1 5D693000 U 1 1 5D693000
P 5000 5750 P 5000 5750
@ -1013,4 +956,64 @@ Wire Wire Line
3400 4550 3600 4550 3400 4550 3600 4550
Text Label 3600 4550 0 50 ~ 0 Text Label 3600 4550 0 50 ~ 0
LCD_E LCD_E
Text Label 1900 3650 0 50 ~ 0
~RST
$Comp
L shimatta_connectors:10PIN_JTAG_SWD J103
U 1 1 5D67F47B
P 5450 900
F 0 "J103" H 5158 1075 50 0000 C CNN
F 1 "10PIN_JTAG_SWD" H 5158 984 50 0000 C CNN
F 2 "Connector:Tag-Connect_TC2050-IDC-FP_2x05_P1.27mm_Vertical" H 5450 900 50 0001 C CNN
F 3 "" H 5450 900 50 0001 C CNN
1 5450 900
1 0 0 -1
$EndComp
$Comp
L power:+3V3 #PWR0131
U 1 1 5D67FE39
P 5900 850
F 0 "#PWR0131" H 5900 700 50 0001 C CNN
F 1 "+3V3" H 5915 1023 50 0000 C CNN
F 2 "" H 5900 850 50 0001 C CNN
F 3 "" H 5900 850 50 0001 C CNN
1 5900 850
1 0 0 -1
$EndComp
Wire Wire Line
5900 850 5900 950
Wire Wire Line
5900 950 5550 950
NoConn ~ 5550 1050
Wire Wire Line
5550 1150 6650 1150
Wire Wire Line
6650 1150 6650 2100
$Comp
L power:GND #PWR0132
U 1 1 5D69198D
P 6650 2100
F 0 "#PWR0132" H 6650 1850 50 0001 C CNN
F 1 "GND" H 6655 1927 50 0000 C CNN
F 2 "" H 6650 2100 50 0001 C CNN
F 3 "" H 6650 2100 50 0001 C CNN
1 6650 2100
1 0 0 -1
$EndComp
Wire Wire Line
5550 1250 5950 1250
Wire Wire Line
5550 1350 5950 1350
Wire Wire Line
5550 1450 5950 1450
NoConn ~ 5550 1550
NoConn ~ 5550 1650
NoConn ~ 5550 1750
NoConn ~ 5550 1850
Text Label 5950 1250 2 50 ~ 0
~RST
Text Label 5950 1350 2 50 ~ 0
SWDIO
Text Label 5950 1450 2 50 ~ 0
SWCLK
$EndSCHEMATC $EndSCHEMATC

3
sym-lib-table Normal file
View File

@ -0,0 +1,3 @@
(sym_lib_table
(lib (name shimatta_connectors)(type Legacy)(uri ${SHIMATTA_DIR}/schematics/shimatta_connectors.lib)(options "")(descr ""))
)