shimatta-pcb-libs/schematics/shimatta_analog.lib

36 lines
941 B
Plaintext
Raw Normal View History

2016-02-21 15:16:32 +01:00
EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# UDA1330ATS
#
DEF UDA1330ATS U 0 40 Y Y 4 L N
F0 "U" 250 150 60 H V C CNN
F1 "UDA1330ATS" 250 50 60 H V C CNN
F2 "" 0 50 60 H V C CNN
F3 "" 0 50 60 H V C CNN
DRAW
S 0 0 500 -300 1 1 0 f
X VDDD 4 -200 -100 200 R 50 50 1 1 W
X VSSD 5 700 -100 200 L 50 50 1 1 W
X VDDA 13 -200 -200 200 R 50 50 1 1 W
X VSSA 15 700 -200 200 L 50 50 1 1 W
S 0 0 500 -650 2 1 0 f
X BCK 1 -200 -250 200 R 50 50 2 1 I C
X WS 2 -200 -350 200 R 50 50 2 1 I
X DATAI 3 -200 -450 200 R 50 50 2 1 I
X SYSCLK 6 -200 -100 200 R 50 50 2 1 I C
X APPSEL 7 -200 -550 200 R 50 50 2 1 I
S 0 0 500 -300 3 1 0 f
X VREF 12 700 -100 200 L 50 50 3 1 I
2016-02-22 08:54:12 +01:00
X VOUTL 14 -200 -100 200 R 50 50 3 1 O
X VOUTR 16 -200 -200 200 R 50 50 3 1 O
2016-02-21 15:16:32 +01:00
S 0 0 500 -500 4 1 0 f
X APPL3 8 -200 -400 200 R 50 50 4 1 I
X APPL2 9 -200 -300 200 R 50 50 4 1 I
X APPL1 10 -200 -200 200 R 50 50 4 1 I
X APPL0 11 -200 -100 200 R 50 50 4 1 I
ENDDRAW
ENDDEF
#
#End Library