Config EEPROM CS Pull-Resistor #1

Closed
opened 2021-05-17 20:15:24 +02:00 by mko · 0 comments
Member

The FTDI config EEPROM has a pull-up on the chip select line, even though it is a high-active signal.

This is how FTDI specifies it in their example schematic, but it still seems wrong to me.

Feel free to reject, this is more food for thought than anything ;)

The FTDI config EEPROM has a pull-up on the chip select line, even though it is a high-active signal. This is how FTDI specifies it in their example schematic, but it still seems wrong to me. Feel free to reject, this is more food for thought than anything ;)
mhu closed this issue 2021-05-22 21:48:05 +02:00
Sign in to join this conversation.
No Milestone
No Assignees
1 Participants
Notifications
Due Date
The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: shimatta-team/shimatta-jtag-adapter#1
No description provided.