fpga/axi3-interconnect
1
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity

fixed error

Browse Source
This commit is contained in:
Mario Hüttel 2016-12-04 18:21:14 +01:00
parent 2359f43ae9
commit 97056a84fb
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/master2slave/axi3-interconnect-w-router.vhd
View File

@ -71,8 +71,8 @@ begin
end if; end if;
end case; end case;
else else
slaves_in(i).wvalid <= '0'; -- slaves_in(i).wvalid <= '0';
wready_s(i) <= '0'; -- wready_s(i) <= '0';
end if; end if;
end loop; end loop;
end if; end if;