fpga/axi3-interconnect
1
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity
26 Commits 1 Branch 0 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Mario Hüttel a6f6df3d21 remove sigasi project remains
2020-03-10 20:07:10 +01:00
sim
Add simulation for toplevel
2020-03-10 20:06:17 +01:00
src
Add simulation for toplevel
2020-03-10 20:06:17 +01:00
.gitignore
started type definitions
2016-08-20 14:43:06 +02:00
LICENSE.txt
Added GPLv2 License
2016-12-05 15:00:02 +01:00
Description
AXI3 crossbar interconnect
64 KiB
Languages
VHDL 99.3%
Shell 0.7%