fpga
/
axi3-interconnect
1
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Fix state signal names #1

New Issue
Closed
opened 2017-04-16 19:54:05 +02:00 by mhu · 1 comment
mhu commented 2017-04-16 19:54:05 +02:00
Owner
Copy Link

Rename signals like r_states into r_state.

Rename signals like r_states into r_state.
mhu commented 2017-04-16 20:05:32 +02:00
Author
Owner
Copy Link

Names are correct. These signals are arrays.

Names are correct. These signals are arrays.
mhu closed this issue 2017-04-16 20:05:32 +02:00
Sign in to join this conversation.
No Branch/Tag Specified
Branches Tags
master
Labels
Clear labels   
bug

   
duplicate

   
enhancement

   
help wanted

   
invalid

   
question

   
wontfix
No Label
bug
duplicate
enhancement
help wanted
invalid
question
wontfix
Milestone
Clear milestone
No items
No Milestone
Assignees
Clear assignees
No Assignees
1 Participants
Notifications
Due Date
The due date is invalid or out of range. Please use the format 'yyyy-mm-dd'.

No due date set.

Dependencies

No dependencies set.

Reference: fpga/axi3-interconnect#1
No description provided.
Delete Branch "%!s(<nil>)"

Deleting a branch is permanent. Although the deleted branch may continue to exist for a short time before it actually gets removed, it CANNOT be undone in most cases. Continue?