pcb/dvi-fpga
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

finished schematic

Browse Source
This commit is contained in:
Mario Hüttel 2016-12-09 20:28:56 +01:00
parent f0479ce996
commit 200b8e1a0b
5 changed files with 777 additions and 452 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

40
dvi-sniffer-cache.lib
View File

@ -140,6 +140,46 @@ X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# CONN_01X11
#
DEF CONN_01X11 P 0 40 Y N 1 F N
F0 "P" 0 600 50 H V C CNN
F1 "CONN_01X11" 100 0 50 V V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
Pin_Header_Straight_1X11
Pin_Header_Angled_1X11
Socket_Strip_Straight_1X11
Socket_Strip_Angled_1X11
$ENDFPLIST
DRAW
S -50 -495 10 -505 0 1 0 N
S -50 -395 10 -405 0 1 0 N
S -50 -295 10 -305 0 1 0 N
S -50 -195 10 -205 0 1 0 N
S -50 -95 10 -105 0 1 0 N
S -50 5 10 -5 0 1 0 N
S -50 105 10 95 0 1 0 N
S -50 205 10 195 0 1 0 N
S -50 305 10 295 0 1 0 N
S -50 405 10 395 0 1 0 N
S -50 505 10 495 0 1 0 N
S -50 550 50 -550 0 1 0 N
X P1 1 -200 500 150 R 50 50 1 1 P
X P2 2 -200 400 150 R 50 50 1 1 P
X P3 3 -200 300 150 R 50 50 1 1 P
X P4 4 -200 200 150 R 50 50 1 1 P
X P5 5 -200 100 150 R 50 50 1 1 P
X P6 6 -200 0 150 R 50 50 1 1 P
X P7 7 -200 -100 150 R 50 50 1 1 P
X P8 8 -200 -200 150 R 50 50 1 1 P
X P9 9 -200 -300 150 R 50 50 1 1 P
X P10 10 -200 -400 150 R 50 50 1 1 P
X P11 11 -200 -500 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# CONN_02X05
#
DEF CONN_02X05 P 0 1 Y N 1 F N

114
dvi-sniffer.sch
View File

@ -200,9 +200,9 @@ Wire Wire Line
Wire Wire Line
8100 1700 9700 1700
Wire Wire Line
9700 2350 8150 2350
8100 2350 9700 2350
Wire Wire Line
9700 2450 8150 2450
8100 2450 9700 2450
Wire Wire Line
4950 2750 5950 2750
Wire Wire Line
@ -214,4 +214,114 @@ Wire Wire Line
Wire Wire Line
8100 2750 9700 2750
Connection ~ 8300 2750
Wire Bus Line
8100 3100 8800 3100
Wire Bus Line
8800 3100 8800 4900
Entry Wire Line
8800 4900 8900 5000
Entry Wire Line
8800 4800 8900 4900
Entry Wire Line
8800 4700 8900 4800
Entry Wire Line
8800 4600 8900 4700
Entry Wire Line
8800 4500 8900 4600
Entry Wire Line
8800 4400 8900 4500
Entry Wire Line
8800 4300 8900 4400
Entry Wire Line
8800 4200 8900 4300
Wire Wire Line
8900 4300 9250 4300
Wire Wire Line
8900 4400 9250 4400
Wire Wire Line
8900 4500 9250 4500
Wire Wire Line
8900 4600 9250 4600
Wire Wire Line
9250 4700 8900 4700
Wire Wire Line
8900 4800 9250 4800
Wire Wire Line
9250 4900 8900 4900
Wire Wire Line
8900 5000 9250 5000
Text Label 8350 3100 0 60 ~ 0
GPIO[0..7]
Text Label 8900 4300 0 60 ~ 0
GPIO0
Text Label 8900 4400 0 60 ~ 0
GPIO1
Text Label 8900 4500 0 60 ~ 0
GPIO2
Text Label 8900 4600 0 60 ~ 0
GPIO3
Text Label 8900 4700 0 60 ~ 0
GPIO4
Text Label 8900 4800 0 60 ~ 0
GPIO5
Text Label 8900 4900 0 60 ~ 0
GPIO6
Text Label 8900 5000 0 60 ~ 0
GPIO7
$Comp
L CONN_01X11 P?
U 1 1 584D1B7E
P 9450 4500
F 0 "P?" H 9528 4541 50 0000 L CNN
F 1 "CONN_01X11" H 9528 4450 50 0000 L CNN
F 2 "" H 9450 4500 50 0000 C CNN
F 3 "" H 9450 4500 50 0000 C CNN
1 9450 4500
1 0 0 -1
$EndComp
Wire Wire Line
9250 4200 8900 4200
Wire Wire Line
8900 4200 8900 3850
$Comp
L GND #PWR?
U 1 1 584D1EA7
P 8900 3850
F 0 "#PWR?" H 8900 3600 50 0001 C CNN
F 1 "GND" H 8905 3677 50 0000 C CNN
F 2 "" H 8900 3850 50 0000 C CNN
F 3 "" H 8900 3850 50 0000 C CNN
1 8900 3850
-1 0 0 1
$EndComp
$Comp
L +5V #PWR?
U 1 1 584D2103
P 9000 3800
F 0 "#PWR?" H 9000 3650 50 0001 C CNN
F 1 "+5V" H 9000 4050 50 0000 C CNN
F 2 "" H 9000 3800 50 0000 C CNN
F 3 "" H 9000 3800 50 0000 C CNN
1 9000 3800
1 0 0 -1
$EndComp
$Comp
L +3V3 #PWR?
U 1 1 584D223B
P 9100 3800
F 0 "#PWR?" H 9100 3650 50 0001 C CNN
F 1 "+3V3" H 9100 3950 50 0000 C CNN
F 2 "" H 9100 3800 50 0000 C CNN
F 3 "" H 9100 3800 50 0000 C CNN
1 9100 3800
1 0 0 -1
$EndComp
Wire Wire Line
9000 3800 9000 4100
Wire Wire Line
9000 4100 9250 4100
Wire Wire Line
9100 3800 9100 4000
Wire Wire Line
9100 4000 9250 4000
$EndSCHEMATC

1038
dvi_in.sch
View File

File diff suppressed because it is too large Load Diff

6
dvi_out.sch
View File

@ -206,7 +206,7 @@ L L_Small L?
U 1 1 5847FC3C
P 4850 6400
F 0 "L?" V 5035 6400 50 0000 C CNN
F 1 "L_Small" V 4944 6400 50 0000 C CNN
F 1 "BLM18RK601SN1D" V 4944 6400 50 0000 C CNN
F 2 "" H 4850 6400 50 0000 C CNN
F 3 "" H 4850 6400 50 0000 C CNN
1 4850 6400
@ -217,7 +217,7 @@ L L_Small L?
U 1 1 5847FCB7
P 4850 6650
F 0 "L?" V 5035 6650 50 0000 C CNN
F 1 "L_Small" V 4944 6650 50 0000 C CNN
F 1 "BLM18RK601SN1D" V 4944 6650 50 0000 C CNN
F 2 "" H 4850 6650 50 0000 C CNN
F 3 "" H 4850 6650 50 0000 C CNN
1 4850 6650
@ -228,7 +228,7 @@ L L_Small L?
U 1 1 5847FCEB
P 4850 6850
F 0 "L?" V 5035 6850 50 0000 C CNN
F 1 "L_Small" V 4944 6850 50 0000 C CNN
F 1 "BLM18RK601SN1D" V 4944 6850 50 0000 C CNN
F 2 "" H 4850 6850 50 0000 C CNN
F 3 "" H 4850 6850 50 0000 C CNN
1 4850 6850

31
power.sch
View File

@ -360,8 +360,6 @@ Wire Wire Line
3750 1350 3750 1650
Wire Wire Line
3400 1350 3400 1650
Wire Wire Line
800 950 1850 950
Connection ~ 1350 950
Connection ~ 1800 950
Wire Wire Line
@ -393,11 +391,7 @@ F 3 "" H 2350 2850 50 0000 C CNN
1 2350 2850
1 0 0 -1
$EndComp
Wire Wire Line
900 2400 900 950
Connection ~ 900 950
Wire Wire Line
900 2400 2050 2400
Wire Wire Line
2350 2700 2350 2850
Wire Wire Line
@ -552,4 +546,29 @@ F 3 "" H 4250 850 50 0000 C CNN
1 4250 850
1 0 0 -1
$EndComp
$Comp
L L_Small L?
U 1 1 584D4385
P 1600 950
F 0 "L?" V 1785 950 50 0000 C CNN
F 1 "742792651" V 1694 950 50 0000 C CNN
F 2 "" H 1600 950 50 0000 C CNN
F 3 "" H 1600 950 50 0000 C CNN
1 1600 950
0 -1 -1 0
$EndComp
Wire Wire Line
800 950 1500 950
Wire Wire Line
1700 950 1850 950
Connection ~ 1850 2400
Wire Wire Line
1850 2400 2050 2400
Wire Wire Line
1850 2400 1850 2000
Wire Wire Line
1850 2000 1700 2000
Wire Wire Line
1700 2000 1700 950
Connection ~ 1700 950
$EndSCHEMATC