pcb/dvi-fpga
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

fixed lengths, positioned dvi ports correctly

Browse Source
This commit is contained in:
Mario Hüttel 2016-12-12 11:23:06 +01:00
parent 66eda104d0
commit d239229656
3 changed files with 1960 additions and 2092 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3018
dvi-sniffer.kicad_pcb
View File

File diff suppressed because it is too large Load Diff

1008
dvi-sniffer.net
View File

File diff suppressed because it is too large Load Diff

26
dvi_out.sch
View File

@ -1007,4 +1007,30 @@ Wire Wire Line
Wire Wire Line
2550 7400 2950 7400
Connection ~ 2300 7100
$Comp
L GND #PWR?
U 1 1 584E85CD
P 7900 2000
F 0 "#PWR?" H 7900 1750 50 0001 C CNN
F 1 "GND" V 7905 1872 50 0000 R CNN
F 2 "" H 7900 2000 50 0000 C CNN
F 3 "" H 7900 2000 50 0000 C CNN
1 7900 2000
0 1 1 0
$EndComp
Wire Wire Line
7900 2000 8000 2000
$Comp
L GND #PWR?
U 1 1 584E871E
P 7650 2800
F 0 "#PWR?" H 7650 2550 50 0001 C CNN
F 1 "GND" V 7655 2672 50 0000 R CNN
F 2 "" H 7650 2800 50 0000 C CNN
F 3 "" H 7650 2800 50 0000 C CNN
1 7650 2800
0 1 1 0
$EndComp
Wire Wire Line
7650 2800 8000 2800
$EndSCHEMATC