fpga/axi3-interconnect
1
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity
master
axi3-interconnect/sim/toplevel_sim/.gitignore

2 lines
6 B
Plaintext
Raw Permalink Normal View History

Add simulation for toplevel
2020-03-10 20:06:17 +01:00
bench
Reference in New Issue Copy Permalink