fpga/axi3-interconnect
1
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Add object dolder in simulation

Browse Source
This commit is contained in:
Mario Hüttel 2019-07-26 23:50:05 +02:00
parent c3a09388df
commit 79d90c19f0
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
sim/obj/.gitignore vendored Normal file
View File

@ -0,0 +1,2 @@
*
!.gitignore