|
|
202c925e6e
|
redone switching regulator
|
2017-01-08 21:31:00 +01:00 |
|
|
|
65db531300
|
removed track
|
2017-01-08 14:01:30 +01:00 |
|
|
|
4d9c0971b2
|
added version number to pcb
|
2017-01-08 13:58:48 +01:00 |
|
|
|
8561e71ad7
|
remove 5V output, increased input voltage to 9V+ because regulator is not stable with 5V in
|
2017-01-08 13:57:38 +01:00 |
|
|
|
f45251d2d0
|
added cap in PVDD/OVDD of TFP401
|
2017-01-07 00:20:38 +01:00 |
|
|
|
181ea5802a
|
moved input cap to bottom layer, improve routing of +2V5
|
2017-01-06 18:13:02 +01:00 |
|
|
|
7e5fce5379
|
moved footprints, checked silkscreen positions, reinforced some power tracks
|
2017-01-06 16:29:37 +01:00 |
|
|
|
23596b6827
|
improved layout
|
2017-01-05 23:21:58 +01:00 |
|
|
|
a163647422
|
exchanged ceramic caps with tantal
|
2017-01-05 21:41:36 +01:00 |
|
|
|
ad263474a2
|
fixed GND connection of cap for regulator
|
2017-01-05 20:07:08 +01:00 |
|
|
|
ab8a7ae856
|
fixed routing, moved caps to bottom layer, added caps for 5V rail
|
2017-01-04 21:32:46 +01:00 |
|
|
|
716c1b88e5
|
fixed cap in VIO for FPGA, added project/my name and date
|
2017-01-04 03:07:54 +01:00 |
|
マリオ
|
9b88a8374f
|
fixed unconnected pin
|
2017-01-03 15:28:50 +01:00 |
|
|
|
e92f1b571f
|
improve GND plane for switching regulator
|
2017-01-03 00:32:33 +01:00 |
|
|
|
71dffbb622
|
fixed routing of some tracks
|
2017-01-02 21:39:35 +01:00 |
|
|
|
91d4946fd7
|
fixed copper pour
|
2017-01-01 23:15:30 +01:00 |
|
|
|
032c2f39c6
|
edited
|
2017-01-01 23:05:09 +01:00 |
|
|
|
e1a0819a87
|
created gerber
|
2017-01-01 21:12:58 +01:00 |
|
|
|
84a264b12b
|
changed copper pur
|
2017-01-01 20:43:55 +01:00 |
|
|
|
d94a5e72cb
|
added symbols, fixed silkscreen, last changes
|
2017-01-01 20:34:59 +01:00 |
|
|
|
78cc0cddcd
|
edited polygons
|
2016-12-17 22:40:00 +01:00 |
|
|
|
5395223a8b
|
edited layout
|
2016-12-13 20:55:46 +01:00 |
|
|
|
684f9625ee
|
finished first draft
|
2016-12-13 20:25:47 +01:00 |
|
|
|
8fd8d39297
|
layout, added cap in 3v3
|
2016-12-13 15:31:47 +01:00 |
|
|
|
5dfb6d97ed
|
epcs fixed
|
2016-12-13 11:56:05 +01:00 |
|
|
|
e20c479d28
|
changed schematic, routed
|
2016-12-13 11:47:49 +01:00 |
|
|
|
0f1c797639
|
layouted supplies for fpga
|
2016-12-12 22:12:52 +01:00 |
|
|
|
0caa103ee5
|
fixed schematic, routed foo
|
2016-12-12 21:04:51 +01:00 |
|
|
|
2541362c90
|
GND routing
|
2016-12-12 19:26:53 +01:00 |
|
|
|
7825d0ca32
|
fixed schematic errors, layouted power supply, fixed dvi in and out
|
2016-12-12 19:16:34 +01:00 |
|
|
|
d239229656
|
fixed lengths, positioned dvi ports correctly
|
2016-12-12 11:23:06 +01:00 |
|
|
|
66eda104d0
|
flipped chips, removed termination in DVI-out
|
2016-12-11 21:31:14 +01:00 |
|
|
|
b733c4108e
|
flipped resistor arrays, started layout
|
2016-12-11 18:30:16 +01:00 |
|
|
|
b6396820cf
|
init
|
2016-11-24 22:23:33 +01:00 |
|
