fpga/axi3-interconnect
1
1
Fork 0
Code Issues Pull Requests Releases Wiki Activity

Add simulation for toplevel

Browse Source
This commit is contained in:
Mario Hüttel
2020-03-10 20:06:17 +01:00
parent fffe85f404
commit 1ce3f9c97b
7 changed files with 317 additions and 32 deletions
Download Patch File Download Diff File Expand all files Collapse all files

1
sim/toplevel_sim/.gitignore vendored Normal file
View File

@@ -0,0 +1 @@
bench