Logo
Explore Help
Sign In
fpga/axi3-interconnect
1
1
Fork 0
You've already forked axi3-interconnect
Code Issues Pull Requests Releases Wiki Activity
axi3-interconnect/sim/.gitignore
Mario Hüttel 1ce3f9c97b Add simulation for toplevel
2020-03-10 20:06:17 +01:00

3 lines
10 B
Plaintext
Raw Blame History

*.o
*.ghw
Reference in New Issue View Git Blame Copy Permalink
Powered by Gitea Version: 1.23.5 Page: 51ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API