This website requires JavaScript.
Explore
Help
Sign In
fpga
/
axi3-interconnect
Watch
1
Star
1
Fork
0
You've already forked axi3-interconnect
Code
Issues
Pull Requests
Releases
Wiki
Activity
9
Commits
1
Branch
0
Tags
c660af5df0
Branches
Tags
View all branches
Go to file
Code
Shino Amakusa
c660af5df0
fixed aw router to fut VHDL93
2016-08-21 20:54:02 +02:00
.settings
started type definitions
2016-08-20 14:43:06 +02:00
src
fixed aw router to fut VHDL93
2016-08-21 20:54:02 +02:00
.gitignore
started type definitions
2016-08-20 14:43:06 +02:00
.library_mapping.xml
remove package body, changed aliases to subtypes
2016-08-20 18:08:38 +02:00
.project
started type definitions
2016-08-20 14:43:06 +02:00
Description
AXI3 crossbar interconnect
64
KiB
Languages
VHDL
99.3%
Shell
0.7%