This website requires JavaScript.
Explore
Help
Sign In
fpga
/
axi3-interconnect
Watch
1
Star
1
Fork
0
You've already forked axi3-interconnect
Code
Issues
Pull Requests
Releases
Wiki
Activity
12
Commits
1
Branch
0
Tags
86d36b6e4a2026de83fb7f4671372f526df576b1
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Mario Hüttel
86d36b6e4a
wrote w router
2016-08-22 19:41:10 +02:00
.settings
started type definitions
2016-08-20 14:43:06 +02:00
src
wrote w router
2016-08-22 19:41:10 +02:00
.gitignore
started type definitions
2016-08-20 14:43:06 +02:00
.library_mapping.xml
remove package body, changed aliases to subtypes
2016-08-20 18:08:38 +02:00
.project
started type definitions
2016-08-20 14:43:06 +02:00
Description
AXI3 crossbar interconnect
64
KiB
Languages
VHDL
99.3%
Shell
0.7%