|
181ea5802a
|
moved input cap to bottom layer, improve routing of +2V5
|
2017-01-06 18:13:02 +01:00 |
|
|
7e5fce5379
|
moved footprints, checked silkscreen positions, reinforced some power tracks
|
2017-01-06 16:29:37 +01:00 |
|
|
23596b6827
|
improved layout
|
2017-01-05 23:21:58 +01:00 |
|
|
a163647422
|
exchanged ceramic caps with tantal
|
2017-01-05 21:41:36 +01:00 |
|
|
ad263474a2
|
fixed GND connection of cap for regulator
|
2017-01-05 20:07:08 +01:00 |
|
|
ab8a7ae856
|
fixed routing, moved caps to bottom layer, added caps for 5V rail
|
2017-01-04 21:32:46 +01:00 |
|
|
716c1b88e5
|
fixed cap in VIO for FPGA, added project/my name and date
|
2017-01-04 03:07:54 +01:00 |
|
マリオ
|
9b88a8374f
|
fixed unconnected pin
|
2017-01-03 15:28:50 +01:00 |
|
|
e92f1b571f
|
improve GND plane for switching regulator
|
2017-01-03 00:32:33 +01:00 |
|
|
71dffbb622
|
fixed routing of some tracks
|
2017-01-02 21:39:35 +01:00 |
|
|
91d4946fd7
|
fixed copper pour
|
2017-01-01 23:15:30 +01:00 |
|
|
032c2f39c6
|
edited
|
2017-01-01 23:05:09 +01:00 |
|
|
e1a0819a87
|
created gerber
|
2017-01-01 21:12:58 +01:00 |
|
|
0a8f8143bf
|
added gerber files to gitignore
|
2017-01-01 20:45:27 +01:00 |
|
|
84a264b12b
|
changed copper pur
|
2017-01-01 20:43:55 +01:00 |
|
|
d94a5e72cb
|
added symbols, fixed silkscreen, last changes
|
2017-01-01 20:34:59 +01:00 |
|
|
78cc0cddcd
|
edited polygons
|
2016-12-17 22:40:00 +01:00 |
|
|
5395223a8b
|
edited layout
|
2016-12-13 20:55:46 +01:00 |
|
|
684f9625ee
|
finished first draft
|
2016-12-13 20:25:47 +01:00 |
|
|
8fd8d39297
|
layout, added cap in 3v3
|
2016-12-13 15:31:47 +01:00 |
|
|
5dfb6d97ed
|
epcs fixed
|
2016-12-13 11:56:05 +01:00 |
|
|
e20c479d28
|
changed schematic, routed
|
2016-12-13 11:47:49 +01:00 |
|
|
0f1c797639
|
layouted supplies for fpga
|
2016-12-12 22:12:52 +01:00 |
|
|
0caa103ee5
|
fixed schematic, routed foo
|
2016-12-12 21:04:51 +01:00 |
|
|
2541362c90
|
GND routing
|
2016-12-12 19:26:53 +01:00 |
|
|
7825d0ca32
|
fixed schematic errors, layouted power supply, fixed dvi in and out
|
2016-12-12 19:16:34 +01:00 |
|
|
d239229656
|
fixed lengths, positioned dvi ports correctly
|
2016-12-12 11:23:06 +01:00 |
|
|
66eda104d0
|
flipped chips, removed termination in DVI-out
|
2016-12-11 21:31:14 +01:00 |
|
|
b733c4108e
|
flipped resistor arrays, started layout
|
2016-12-11 18:30:16 +01:00 |
|
|
1ebe08323d
|
finished component association
|
2016-12-11 17:37:27 +01:00 |
|
|
68374bbb30
|
unified rsistor array sizes, associated components
|
2016-12-10 16:58:19 +01:00 |
|
|
4c4b95c8d3
|
changed transistors for level shifting, started footprint association
|
2016-12-09 21:21:27 +01:00 |
|
|
df684d3788
|
annotated schematic
|
2016-12-09 20:32:01 +01:00 |
|
|
200b8e1a0b
|
finished schematic
|
2016-12-09 20:28:56 +01:00 |
|
|
f0479ce996
|
reduced txclock to single ended, connected power down
|
2016-12-07 20:29:10 +01:00 |
|
|
124ed27ef7
|
toplevel connection DVI out, i2c level shifter
|
2016-12-07 17:40:21 +01:00 |
|
|
522cee0947
|
moved things
|
2016-12-07 16:36:46 +01:00 |
|
|
280f4e7cea
|
DVI out edited
|
2016-12-07 14:58:40 +01:00 |
|
|
a4a2688857
|
added termination resistors, powersupply for tfp 410, dvi out connector
|
2016-12-07 11:03:18 +01:00 |
|
|
ac2853d348
|
changed value for termination resistors
|
2016-12-05 21:09:45 +01:00 |
|
|
634286fcc8
|
used resistor arrays instead of individual resistors
|
2016-12-05 21:00:29 +01:00 |
|
|
8af2e5cb22
|
random save changed something??
|
2016-12-05 20:33:18 +01:00 |
|
|
37efe4d1fe
|
Termination resistors in DVI in
|
2016-12-04 23:24:48 +01:00 |
|
|
441485f975
|
finished dvi in, started dvi out
|
2016-11-27 18:09:10 +01:00 |
|
|
d6ea1f66f5
|
added tfp 401 and dvi connector
|
2016-11-27 15:53:52 +01:00 |
|
|
e10131b00a
|
added v_io symbol, video_in bus
|
2016-11-27 13:43:11 +01:00 |
|
|
e5a045aae8
|
Power supply, config for Cyclone IV
|
2016-11-26 17:17:19 +01:00 |
|
|
ecce106074
|
Added chips. Just for testing
|
2016-11-26 00:51:02 +01:00 |
|
|
b6396820cf
|
init
|
2016-11-24 22:23:33 +01:00 |
|